Regviz

Silicon Labs /EFR32ZG23B021F512IM40 /SYSRTC0_S /CFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/SYSRTC0_NS/CFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (DISABLE)DEBUGRUN

DEBUGRUN=DISABLE

Description

No Description

Fields

DEBUGRUN

Debug Mode Run Enable

0 (DISABLE): SYSRTC is frozen in debug mode

1 (ENABLE): SYSRTC is running in debug mode

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data